Delhi University Library System

Your cart is empty.

Cart
Lists
Public lists Gandhi History of Education in India computer list of RTL hand books
Your lists Log in to create your own lists

Log in to your account
Your cookies
Search history

HOME
DULS LIBRARY TEAM
LIBRARY WEBSITE
DELHI UNIVERSITY PUBLISHING
REAL TIME DATA VISULIZATION DASHBOARD
LIST OF E-RESOURCES
E-NEWSPAPER
DOWNLOADS

Search the catalog by:

Search the catalog

Search the catalog in:

Advanced search
Authority search
Tag cloud
Libraries

Log in to your account

Card number or username: Password:

Forgot your password?

Home
ISBD view for Digital VLSI Design and Simulation with Verilog

Normal view MARC view ISBD view

Digital VLSI Design and Simulation with Verilog

Lata Tripathi

Digital VLSI Design and Simulation with Verilog - IEEE

Source: EBOOK

Digital VLSI Design and Simulation with Verilog

APA

Lata Tripathi, .Digital VLSI Design and Simulation with Verilog. : IEEE.

Chicago

Lata Tripathi, .Digital VLSI Design and Simulation with Verilog. : IEEE.

Harvard

Lata Tripathi, .Digital VLSI Design and Simulation with Verilog. : IEEE.

MLA

Lata Tripathi, .: IEEE. .

Place hold
Place recall
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Exporting to Dublin Core...

Simple DC-RDF

OAI-DC

SRW-DC

Copyright @ Delhi University Library System

Powered by Koha