Proceeding on hardware specification verification and synthesis : Mathematical aspects

Leeser M Ed.

Proceeding on hardware specification verification and synthesis : Mathematical aspects - Berlin Springer-Verlag 1990 - 402p. cm. - Lecture notes in computer science; 408 .

Standard No.: 68311

Source: Textual

Subjects--Topical Terms:
Computer science

Dewey Class. No.: D65,8(B)p1,N89, N0

Proceeding on hardware specification verification and synthesis : Mathematical aspects

APA

Leeser M Ed, Workshop on hardware specification verification and synthesis : Mathematical aspects (1989 : Lthaca New York) & Brown G Ed. (1990). Proceeding on hardware specification verification and synthesis : Mathematical aspects. Berlin: Springer-Verlag.

Chicago

Leeser M Ed, Workshop on hardware specification verification and synthesis : Mathematical aspects (1989 : Lthaca New York) and Brown G Ed. 1990. Proceeding on hardware specification verification and synthesis : Mathematical aspects. Berlin: Springer-Verlag.

Harvard

Leeser M Ed, Workshop on hardware specification verification and synthesis : Mathematical aspects (1989 : Lthaca New York) and Brown G Ed. (1990). Proceeding on hardware specification verification and synthesis : Mathematical aspects. Berlin: Springer-Verlag.

MLA

Leeser M Ed, Workshop on hardware specification verification and synthesis : Mathematical aspects (1989 : Lthaca New York) and Brown G Ed. Proceeding on hardware specification verification and synthesis : Mathematical aspects. Berlin: Springer-Verlag. 1990.

Place hold
Place recall
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Exporting to Dublin Core...

Simple DC-RDF

OAI-DC

SRW-DC