Design Through Verilog HDL - Padmanabhan (IEEE, 2004)