TY  - BOOK
AU  - Padmanabhan
TI  - Design Through Verilog HDL
PB  - IEEE
UR  - https://ieeexplore.ieee.org/servlet/opac?bknumber=5236707
ER  -