Singh Kunwar Au. <br/><br/>
Design and optimization of digital cmos integrated circuits for minimum power-delay-area product 

 -  2015 
 - xxi,218p.  p.  cm. 
<br/><br/><label>Standard No.: </label>29381 
<br/><br/><label>Source: </label> Theses